HD74LV2GT66A
2–channel Analog Switch
REJ03D0145–0200Z
(Previous ADE-205-698A (Z))
Rev.2.00
Oct.17.2003
Description
The HD74LV2GT66A has 2–channel analog switch in an 8 pin package. Each switch section has its own
enable input control (C). High-level voltage applied to C turns on the associated switch section.
Applications include signal gating, chopping, modulation, or demodulation (modem), and signal
multiplexing for analog to digital and digital to analog conversion systems. Low voltage and high-speed
operation is suitable for the battery powered products (e.g., notebook computers), and the low power
consumption extends the battery life.
Features
•
•
•
The basic gate function is lined up as Renesas uni logic series.
Supplied on emboss taping for high-speed automatic mounting.
Control input is TTL compatible input level.
Supply voltage range : 3.0 to 5.5 V
Operating temperature range : –40 to +85°C
•
•
•
Control inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)
Control inputs have hysteresis voltage for the slow transition.
Ordering Information
Part Name
Package Type
Package Code
Package
Abbreviation
Taping Abbreviation
(Quantity)
HD74LV2GT66AUSE SSOP-8 pin
TTP-8DBV
US
E (3,000 pcs/reel)
Rev.2.00, Oct.17.2003, page 1 of 9
HD74LV2GT66A
Pin Arrangement
1
2
3
4
IN / OUT1
OUT / IN1
CONT2
GND
8
7
6
5
VCC
CONT1
OUT / IN2
IN / OUT2
(Top view)
Absolute Maximum Ratings
Item
Symbol
VCC
VI
Ratings
–0.5 to 7.0
–0.5 to 7.0
–0.5 to VCC + 0.5
–20
Unit Test Conditions
Supply voltage range
Input voltage range *1
Output voltage range *1, 2
Input clamp current
Output clamp current
Continuous output current
V
V
VO
V
Output : H or L
VI < 0
IIK
mA
mA
mA
mA
IOK
±50
VO < 0 or VO > VCC
VO = 0 to VCC
IO
±25
Continuous current through
VCC or GND
I
CC or IGND
±50
Maximum power dissipation
at Ta = 25°C (in still air) *3
PT
200
mW
°C
Storage temperature
Tstg
–65 to 150
Notes:
The absolute maximum ratings are values, which must not individually be exceeded, and
furthermore no two of which may be realized at the same time.
1. The input and output voltage ratings may be exceeded if the input and output clamp-current
ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.
Rev.2.00, Oct.17.2003, page 3 of 9
HD74LV2GT66A
Recommended Operating Conditions
Item
Symbol
VCC
VI
Min
3.0
0
0
0
Max
5.5
5.5
VCC
100
20
Unit
V
V
Conditions
Supply voltage range
Input voltage range
Input / output voltage range
VI/O
V
Input transition rise or fall rate ∆t / ∆v
ns / V VCC = 3.0 to 3.6 V
CC = 4.5 to 5.5 V
0
V
Operating free-air temperature Ta
–40
85
°C
Note: Unused or floating control inputs must be held high or low.
Electrical Characteristics
Ta = 25°C Ta = –40 to 85°C
Unit Test Conditions
Min Typ Max Min Typ Max
Item
Symbol VCC (V)
Input voltage
VIH
VIL
VH
3.0 to 3.6
4.5 to 5.5
3.0 to 3.6
4.5 to 5.5
3.3
—
—
—
—
—
—
—
—
—
—
—
—
—
—
50
40
—
—
—
—
—
—
150
75
1.5
2.0
—
—
—
—
—
—
—
—
V
Control input only
—
—
—
0.6
0.8
—
—
–
Hysteresis
voltage
0.10
0.15
—
V
VT+ – VT
5.0
—
On-state switch RON
resistance
3.0
190
100
Ω
VIN = VCC or GND
VC = VIH
IT = 1 mA
4.5
—
Peak on
resistance
RON (P) 3.0
—
—
100 180
—
—
—
—
225
125
Ω
Ω
VIN = VCC to GND
VC = VIH
IT = 1 mA
4.5
50
100
Difference of
on-state
resistance
between
∆RON
3.0
4.5
—
—
10
7
20
15
—
—
—
—
30
20
VIN = VCC to GND
VC = VIH
IT = 1 mA
switches
Off-state switch Is (OFF) 5.5
leakage current
—
—
—
—
±0.1 —
—
—
±1.0 µA VIN = VCC, VOUT = GND
or VIN = GND,
VO = VCC, VC = VIL
On-state switch Is (ON)
leakage current
5.5
±0.1 —
±0.1 —
±1.0 µA
V
IN = VCC or GND
VC = VIH
±1.0 µA VIN = 5.5 V or GND
Input current
IIN
0 to 5.5
5.5
—
—
—
—
—
—
—
3.5
—
—
—
—
Quiescent
supply current
ICC
∆ICC
CIC
—
—
—
—
—
—
10
1.5
—
µA VIN = VCC or GND
mA VIN = 3.4 V
pF
5.5
Control input
capacitance
—
Switch terminal CIN / OUT
capacitance
—
—
—
—
4.0
0.5
—
—
—
—
—
—
—
—
pF
pF
Feed through
capacitance
CIN–OUT
Rev.2.00, Oct.17.2003, page 4 of 9
HD74LV2GT66A
Switching Characteristics
•
VCC = 3.3 ± 0.3 V
Ta = 25°C
Ta = –40 to 85°C
Test
FROM
TO
Item
Symbol
Unit Conditions (Input) (Output)
Min
—
Typ Max Min Max
Propagation tPLH
delay time
1.5
4.0
4.0
6.0
5.0
8.0
6.0
—
—
—
—
—
—
10.0
12.0
15.0
22.0
15.0
22.0
ns
ns
ns
CL = 15 pF IN/OUT
OUT/IN
tPHL
or OUT/IN or IN/OUT
—
9.0
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
Enable time
tZH
tZL
—
11.0
18.0
11.0
18.0
C
C
IN/OUT
or OUT/IN
—
Disable time tHZ
tLZ
—
IN/OUT
or OUT/IN
—
•
VCC = 5.0 ± 0.5 V
Ta = 25°C
Ta = –40 to 85°C
Test
FROM
TO
Item
Symbol
Unit Conditions (Input) (Output)
Min
—
Typ Max Min
Max
7.0
Propagation tPLH
delay time
1.0
3.0
3.0
5.0
4.0
6.0
4.0
—
—
—
—
—
—
ns
ns
ns
CL = 15 pF IN/OUT
OUT/IN
tPHL
or OUT/IN or IN/OUT
—
6.0
8.0
CL = 50 pF
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
Enable time
tZH
tZL
—
7.0
10.0
16.0
10.0
16.0
C
C
IN/OUT
or OUT/IN
—
12.0
7.0
Disable time tHZ
tLZ
—
IN/OUT
or OUT/IN
—
12.0
Operating Characteristics
•
CL = 50 pF
Ta = 25°C
Item
Symbol
VCC (V)
Unit
Test Conditions
Min
Typ
4.0
Max
Power dissipation
capacitance
CPD
5.0
—
—
pF
f = 10 MHz
Rev.2.00, Oct.17.2003, page 5 of 9
HD74LV2GT66A
Test Circuit
• RON
VCC
VC=V
IH
VCC
(ON)
GND
V
10–3
IN–OUT
V =VCC
IN
VOUT
RON
=
(Ω)
1.0 mA
+
−
V
VIN –VOUT
• IS (off), IS (on)
VCC
VCC
VC=V
VC=V
IH
IL
VCC
VCC
(ON)
GND
A
(OFF)
A
VOUT =GND
or VCC
VOUT
V =VCC
IN
V =VCC
or GND
IN
GND
OPEN
or GND
Rev.2.00, Oct.17.2003, page 6 of 9
HD74LV2GT66A
tr
tf
VI
90% 90%
Vref Vref
tPLH
V
IN
• tPLH ,tPHL
10%
10%
tPHL
GND
VOH
VCC
VC=V
IH
VOUT
50%
50%
VOL
VCC
(ON)
GND
INPUTS
tr / tf
V
IN
VOUT
VCC (V)
Vref
50%
VI
CL=
15 or 50 pF
3.3 0.3 2.5 V ≤
3.0 ns
≤
5.0 0.5 3 V
3.0 ns 1.5 V
Notes:
1. Input waveform: PRR ≤ 1 MHz, Zo = 50 Ω.
2. The output are measured one at a time with one transition per measurement.
• tZH ,tZL / tHZ ,tLZ
tr
tf
VCC
VI
GND
90% 90%
Vref Vref
VC
10%
10%
tHZ
VC
RL=
1 k
tZH
Ω
VOH
VCC
VOH–0.3 V
V
VOUT
CL=15 or
IN
waveform–A
50%
50%
S1
S2
GND
VCC
GND
VOUT
RL=
1 k
tZL
tLZ
50 pF
Ω
waveform–B
VOL +0.3 V
VOL
Item
tZH
tZL
S1
S2
VCC
GND
VCC
INPUTS
tr / tf
VCC (V)
Vref
50%
GND
VCC
VI
tHZ
tLZ
GND
VCC
3.3 0.3 2.5 V ≤
3.0 ns
GND
≤
5.0 0.5 3 V
3.0 ns 1.5 V
Notes:
1. Input waveform: PRR ≤ 1 MHz, Zo = 50 Ω.
2. Waveform–A is for an output with internal conditions such that the output is low
except when disabled by the output control.
3. Waveform–B is for an output with internal conditions such that the output is high
except when disabled by the output control.
4. The output are measured one at a time with one transition per measurement.
Rev.2.00, Oct.17.2003, page 7 of 9
HD74LV2GT66A
• CIN/OUT , C IN–OUT
CIN–OUT
VCC
VC=GND
VCC
(OFF)
GND
CIN/OUT
CIN/OUT
Rev.2.00, Oct.17.2003, page 8 of 9
HD74LV2GT66A
Package Dimensions
2.0 ± 0.2
1.5 ± 0.2
Unit: mm
(0.5) (0.5) (0.5)
+ 0.1
− 0.05
8 − 0.2
Package Code
JEDEC
JEITA
TTP–8DBV
0.010 g
Mass (reference value)
Rev.2.00, Oct.17.2003, page 9 of 9
Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501
Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900
Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2003. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon 1.0
|